ASIC Verification Engineer
Offered by:
Available for event:
Job offer description
Senior engineer 5+ years experience in ASIC Verification. Experience in the following is essential:VHDL or Verilog, Building Testbenchs for ASIC
Experience in the following are highly desirable: Systemverilog, Specman, ideally with UVM Systemverilog and Formal Property Checking.
Attractive package on offer.
